View PCA9625_4135663.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
Rev. 02 -- 15 January 2008 Product data sheet
1. General description
The PCA9625 is an I2C-bus controlled 16-bit LED driver optimized for voltage switch dimming and blinking 100 mA Red/Green/Blue/Amber (RGBA) LEDs. Each LED output has its own 8-bit resolution (256 steps) fixed frequency individual PWM controller that operates at 97 kHz with a duty cycle that is adjustable from 0 % to 99.6 % to allow the LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 190 Hz and an adjustable frequency between 24 Hz to once every 10.73 seconds with a duty cycle that is adjustable from 0 % to 99.6 % that is used to either dim or blink all LEDs with the same value. Each LED output can be off, on (no PWM control), set at its individual PWM controller value or at both individual and group PWM controller values. The PCA9625 operates with a supply voltage range of 2.3 V to 5.5 V and the 100 mA open-drain outputs allow voltages up to 24 V. The PCA9625 is one of the first LED controller devices in a new Fast-mode Plus (Fm+) family. Fm+ devices offer higher frequency (up to 1 MHz) and more densely populated bus operation (up to 4000 pF). The active LOW Output Enable input pin (OE) blinks all the LED outputs and can be used to externally PWM the outputs, which is useful when multiple devices need to be dimmed or blinked together without using software control. Software programmable LED Group and three Sub Call I2C-bus addresses allow all or defined groups of PCA9625 devices to respond to a common I2C-bus address, allowing for example, all red LEDs to be turned on or off at the same time or marquee chasing effect, thus minimizing I2C-bus commands. Seven hardware address pins allow up to 126 devices on the same bus. The Software Reset (SWRST) Call allows the master to perform a reset of the PCA9625 through the I2C-bus, identical to the Power-On Reset (POR) that initializes the registers to their default state causing the outputs to be set HIGH (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition. The PCA9625 and PCA9635 software is identical and if the PCA9625 on-chip 100 mA NAND FETs do not provide enough current or voltage to drive the LEDs, then the PCA9635 with larger current or higher voltage external drivers can be used.
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
2. Features
I 16 LED drivers. Each output programmable at: N Off N On N Programmable LED brightness N Programmable group dimming/blinking mixed with individual LED brightness I 1 MHz Fast-mode Plus compatible I2C-bus interface with 30 mA high drive capability on SDA output for driving high capacitive buses I 256-step (8-bit) linear programmable brightness per LED output varying from fully off (default) to maximum brightness using a 97 kHz PWM signal I 256-step group brightness control allows general dimming (using a 190 Hz PWM signal) from fully off to maximum brightness (default) I 256-step group blinking with frequency programmable from 24 Hz to 10.73 s and duty cycle from 0 % to 99.6 % I Sixteen open-drain outputs can sink between 0 mA to 100 mA and are tolerant to a maximum off state voltage of 24 V. No input function. I Output state change programmable on the Acknowledge or the STOP Command to update outputs byte-by-byte or all at the same time (default to `Change on STOP'). I Active LOW Output Enable (OE) input pin allows for hardware blinking and dimming of the LEDs I 7 hardware address pins allow 126 PCA9625 devices to be connected to the same I2C-bus and to be individually programmed I 4 software programmable I2C-bus addresses (one LED Group Call address and three LED Sub Call addresses) allow groups of devices to be addressed at the same time in any combination (for example, one register used for `All Call' so that all the PCA9625s on the I2C-bus can be addressed at the same time and the second register used for three different addresses so that 13 of all devices on the bus can be addressed at the same time in a group). Software enable and disable for I2C-bus address. I Software Reset feature (SWRST Call) allows the device to be reset through the I2C-bus I 25 MHz internal oscillator requires no external components I Internal power-on reset I Noise filter on SDA/SCL inputs I No glitch on power-up I Supports hot insertion I Low standby current I Operating power supply voltage (VDD) range of 2.3 V to 5.5 V; also requires VDD(DRV)FET supply voltage range of 10 V to 24 V I 5.5 V tolerant inputs on non-LED pins I -40 C to +85 C operation I ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101 I Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA I Package offered: SO32
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
2 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
3. Applications
I I I I I RGB or RGBA LED drivers LED status information LED displays LCD backlights Keypad backlights for cellular phones or handheld devices
4. Ordering information
Table 1. Ordering information Topside mark PCA9625D Package Name PCA9625D SO32 Description plastic small outline package; 32 leads; body width 7.5 mm Version SOT287-1 Type number
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
3 of 33
xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
Product data sheet Rev. 02 -- 15 January 2008
OE
002aac786
(c) NXP B.V. 2008. All rights reserved. PCA9625_2
5. Block diagram
NXP Semiconductors
A0
A1
A2
A3
A4
A5
A6
PCA9625
SCL SDA I2C-BUS CONTROL VDD VSS LED STATE SELECT REGISTER PWM REGISTER X BRIGHTNESS CONTROL POWER-ON RESET VOLTAGE REGULATOR INPUT FILTER
VDD(DRV)FET
LEDn
97 kHz 25 MHz OSCILLATOR
24.3 kHz
GRPFREQ REGISTER
MUX/ CONTROL GRPPWM REGISTER '0' - permanently OFF '1' - permanently ON
FET DRIVER
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
190 Hz
VSS(DRV)FET
PCA9625
Remark: Only one LED output shown for clarity.
4 of 33
Fig 1.
Block diagram of PCA9625
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
6. Pinning information
6.1 Pinning
LED13 LED14 LED15 OE A5 A6 SCL SDA VDD
1 2 3 4 5 6 7 8 9
32 LED12 31 VSS(DRV)FET 30 LED11 29 LED10 28 LED9 27 LED8 26 VDD(DRV)FET 25 VSS 24 VDD(DRV)FET 23 LED7 22 LED6 21 LED5 20 LED4 19 VSS(DRV)FET 18 LED3 17 LED2
002aac787
PCA9625D
A0 10 A1 11 A2 12 A3 13 A4 14 LED0 15 LED1 16
Fig 2.
Pin configuration for SO32
6.2 Pin description
Table 2. Symbol LED13 LED14 LED15 OE A5 A6 SCL SDA VDD A0 A1 A2 A3 A4 LED0 LED1 LED2 LED3
PCA9625_2
Pin description for SO32 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 Type O O O I I I I I/O power supply I I I I I O O O O Description LED driver 13 LED driver 14 LED driver 15 active LOW output enable address input 5 address input 6 serial clock line serial data line supply voltage address input 0 address input 1 address input 2 address input 3 address input 4 LED driver 0 LED driver 1 LED driver 2 LED driver 3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
5 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
Pin description for SO32 Pin 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Type power supply O O O O power supply power supply power supply O O O O power supply O Description FET driver supply ground LED driver 4 LED driver 5 LED driver 6 LED driver 7 supply voltage for FET driver supply ground supply voltage for FET driver LED driver 8 LED driver 9 LED driver 10 LED driver 11 FET driver supply ground LED driver 12
Table 2. Symbol
VSS(DRV)FET LED4 LED5 LED6 LED7 VDD(DRV)FET VSS VDD(DRV)FET LED8 LED9 LED10 LED11 VSS(DRV)FET LED12
7. Functional description
Refer to Figure 1 "Block diagram of PCA9625".
7.1 Device addresses
Following a START condition, the bus master must output the address of the slave it is accessing. There are a maximum of 128 possible programmable addresses using the 7 hardware address pins. Two of these addresses, Software Reset and LED All Call, cannot be used because their default power-up state is ON, leaving a maximum of 126 addresses. Using other reserved addresses, as well as any other Sub Call address, will reduce the total number of possible addresses even further.
7.1.1 Regular I2C-bus slave address
The I2C-bus slave address of the PCA9625 is shown in Figure 3. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW. Remark: Reserved I2C-bus addresses must be used with caution since they can interfere with:
* * * *
`reserved for future use' I2C-bus addresses (0000 011, 1111 1XX) slave devices that use the 10-bit addressing scheme (1111 0XX) slave devices that are designed to respond to the General Call address (0000 000) High-speed mode (Hs-mode) master code (0000 1XX)
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
6 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
slave address A6 A5 A4 A3 A2 A1 A0 R/W
hardware selectable
002aab319
Fig 3.
Slave address
The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.
7.1.2 LED All Call I2C-bus address
* Default power-up value (ALLCALLADR register): E0h or 1110 000 * Programmable through I2C-bus (volatile programming) * At power-up, LED All Call I2C-bus address is enabled. PCA9625 sends an ACK when
E0h (R/W = 0) or E1h (R/W = 1) is sent by the master. See Section 7.3.8 "ALLCALLADR, LED All Call I2C-bus address" for more detail. Remark: The default LED All Call I2C-bus address (E0h or 1110 000) must not be used as a regular I2C-bus slave address since this address is enabled at power-up. All the PCA9625s on the I2C-bus will acknowledge the address if sent by the I2C-bus master.
7.1.3 LED Sub Call I2C-bus addresses
* 3 different I2C-bus addresses can be used * Default power-up values:
- SUBADR1 register: E2h or 1110 001 - SUBADR2 register: E4h or 1110 010 - SUBADR3 register: E8h or 1110 100
* Programmable through I2C-bus (volatile programming) * At power-up, Sub Call I2C-bus addresses are disabled. PCA9625 does not send an
ACK when E2h (R/W = 0) or E3h (R/W = 1), E4h (R/W = 0) or E5h (R/W = 1), or E8h (R/W = 0) or E9h (R/W = 1) is sent by the master. See Section 7.3.7 "SUBADR1 to SUBADR3, I2C-bus subaddress 1 to 3" for more detail. Remark: The default LED Sub Call I2C-bus addresses may be used as regular I2C-bus slave addresses as long as they are disabled.
7.1.4 Software Reset I2C-bus address
The address shown in Figure 4 is used when a reset of the PCA9625 needs to be performed by the master. The Software Reset address (SWRST Call) must be used with R/W = logic 0. If R/W = logic 1, the PCA9625 does not acknowledge the SWRST. See Section 7.6 "Software Reset" for more detail.
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
7 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
R/W 0 0 0 0 0 1 1 0
002aab416
Fig 4.
Software Reset address
Remark: The Software Reset I2C-bus address is a reserved address and cannot be used as a regular I2C-bus slave address or as an LED All Call or LED Sub Call address.
7.2 Control register
Following the successful acknowledgement of the slave address, LED All Call address or LED Sub Call address, the bus master will send a byte to the PCA9625, which will be stored in the Control register. The lowest 5 bits are used as a pointer to determine which register will be accessed (D[4:0]). The highest 3 bits are used as Auto-Increment flag and Auto-Increment options (AI[2:0]).
register address AI2 AI1 AI0 D4 D3 D2 D1 D0
002aac147
Auto-Increment options Auto-Increment flag
reset state = 80h Remark: The Control register does not apply to the Software Reset I2C-bus address.
Fig 5.
Control register
When the Auto-Increment flag is set (AI2 = logic 1), the five low order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AI0 values.
Table 3. AI2 0 1 1 1 1 0 0 0 1 1 Auto-Increment options AI1 AI0 0 0 1 0 1 Function no Auto-Increment Auto-Increment for all registers. D[4:0] roll over to `0 0000' after the last register (1 1011) is accessed. Auto-Increment for individual brightness registers only. D[4:0] roll over to `0 0010' after the last register (1 0001) is accessed. Auto-Increment for global control registers only. D[4:0] roll over to `1 0010' after the last register (1 0011) is accessed. Auto-Increment for individual and global control registers only. D[4:0] roll over to `0 0010' after the last register (1 0011) is accessed.
Remark: Other combinations not shown in Table 3 (AI[2:0] = 001, 010, and 011) are reserved and must not be used for proper device operation.
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
8 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
AI[2:0] = 000 is used when the same register must be accessed several times during a single I2C-bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation. AI[2:0] = 100 is used when all the registers must be sequentially accessed, for example, power-up programming. AI[2:0] = 101 is used when the 16 LED drivers must be individually programmed with different values during the same I2C-bus communication, for example, changing color setting to another color setting. AI[2:0] = 110 is used when the LED drivers must be globally programmed with different settings during the same I2C-bus communication, for example, global brightness or blinking change. AI[2:0] = 111 is used when individual and global changes must be performed during the same I2C-bus communication, for example, changing a color and global brightness at the same time. Only the 5 least significant bits D[4:0] are affected by the AI[2:0] bits. When the Control register is written, the register entry point determined by D[4:0] is the first register that will be addressed (read or write operation), and can be anywhere between 0 0000 and 1 1011 (as defined in Table 4). When AI[2] = 1, the Auto-Increment flag is set and the rollover value at which the register increment stops and goes to the next one is determined by AI[2:0]. See Table 3 for rollover values. For example, if the Control register = 1111 0100 (F4h), then the register addressing sequence will be (in hex): 14 ... 1B 00 ... 13 02 ... 13 02 ... 13 02 ... as long as the master keeps sending or reading data.
7.3 Register definitions
Table 4. 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E Register summary[1][2] D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 Name MODE1 MODE2 PWM0 PWM1 PWM2 PWM3 PWM4 PWM5 PWM6 PWM7 PWM8 PWM9 PWM10 PWM11 PWM12 Type read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write Function Mode register 1 Mode register 2 brightness control LED0 brightness control LED1 brightness control LED2 brightness control LED3 brightness control LED4 brightness control LED5 brightness control LED6 brightness control LED7 brightness control LED8 brightness control LED9 brightness control LED10 brightness control LED11 brightness control LED12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Register number (hex) D4
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
9 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
Table 4. 0F 10 11 12 13 14 15 16 17 18 19 1A 1B
[1] [2]
Register summary[1][2] ...continued D3 1 0 0 0 0 0 0 0 0 1 1 1 1 D2 1 0 0 0 0 1 1 1 1 0 0 0 0 D1 1 0 0 1 1 0 0 1 1 0 0 1 1 D0 1 0 1 0 1 0 1 0 1 0 1 0 1 Name PWM13 PWM14 PWM15 GRPPWM GRPFREQ LEDOUT0 LEDOUT1 LEDOUT2 LEDOUT3 SUBADR1 SUBADR2 SUBADR3 ALLCALLADR Type read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write read/write Function brightness control LED13 brightness control LED14 brightness control LED15 group duty cycle control group frequency LED output state 0 LED output state 1 LED output state 2 LED output state 3 I2C-bus subaddress 1 I2C-bus subaddress 2 I2C-bus subaddress 3 LED All Call I2C-bus address 0 1 1 1 1 1 1 1 1 1 1 1 1
Register number (hex) D4
Only D[4:0] = 0 0000 to 1 1011 are allowed and will be acknowledged. D[4:0] = 1 1100 to 1 1111 are reserved and will not be acknowledged. When writing to the Control register, bit 4 must be programmed with logic 0 for proper device operation.
7.3.1 Mode register 1, MODE1
Table 5. MODE1 - Mode register 1 (address 00h) bit description Legend: * default value. Bit 7 6 5 4 3 2 1 0 Symbol AI2 AI1 AI0 SLEEP SUB1 SUB2 SUB3 ALLCALL Access read only read only read only R/W R/W R/W R/W R/W Value 0 1* 0* 1 0* 1 0 1* 0* 1 0* 1 0* 1 0 1*
[1] [2]
Description Register Auto-Increment disabled. Register Auto-Increment enabled. Auto-Increment bit 1 = 0. Auto-Increment bit 1 = 1. Auto-Increment bit 0 = 0. Auto-Increment bit 0 = 1. Normal mode[1]. Low power mode. Oscillator off[2]. PCA9625 does not respond to I2C-bus subaddress 1. PCA9625 responds to I2C-bus subaddress 1. PCA9625 does not respond to I2C-bus subaddress 2. PCA9625 responds to I2C-bus subaddress 2. PCA9625 does not respond to I2C-bus subaddress 3. PCA9625 responds to I2C-bus subaddress 3. PCA9625 does not respond to LED All Call I2C-bus address. PCA9625 responds to LED All Call I2C-bus address.
It takes 500 s max. for the oscillator to be up and running once SLEEP bit has been set to logic 1. Timings on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the 500 s window. No blinking or dimming is possible when the oscillator is off.
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
10 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
7.3.2 Mode register 2, MODE2
Table 6. MODE2 - Mode register 2 (address 01h) bit description Legend: * default value. Bit 7 6 5 4 3 2 1 0
[1]
Symbol DMBLNK INVRT OCH -
Access read only read only R/W R/W R/W R/W R/W R/W
Value 0* 0* 0* 1 0* 0* 1 1* 0* 1*
Description reserved reserved group control = dimming. group control = blinking. reserved; write must always be a logic 0 outputs change on STOP command[1] outputs change on ACK reserved; write must always be a logic 1 reserved; write must always be a logic 0 reserved; write must always be a logic 1
Change of the outputs at the STOP command allows synchronizing outputs of more than one PCA9625. Applicable to registers from 02h (PWM0) to 08h (LEDOUT) only.
7.3.3 PWM0 to PWM15, individual brightness control
Table 7. PWM0 to PWM15 - PWM registers 0 to 15 (address 02h to 11h) bit description Legend: * default value. Address 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h Register PWM0 PWM1 PWM2 PWM3 PWM4 PWM5 PWM6 PWM7 PWM8 PWM9 PWM10 PWM11 PWM12 PWM13 PWM14 PWM15 Bit 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 Symbol IDC0[7:0] IDC1[7:0] IDC2[7:0] IDC3[7:0] IDC4[7:0] IDC5[7:0] IDC6[7:0] IDC7[7:0] IDC8[7:0] IDC9[7:0] IDC10[7:0] IDC11[7:0] IDC12[7:0] IDC13[7:0] IDC14[7:0] IDC15[7:0] Access Value R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Description 0000 0000* PWM0 Individual Duty Cycle 0000 0000* PWM1 Individual Duty Cycle 0000 0000* PWM2 Individual Duty Cycle 0000 0000* PWM3 Individual Duty Cycle 0000 0000* PWM4 Individual Duty Cycle 0000 0000* PWM5 Individual Duty Cycle 0000 0000* PWM6 Individual Duty Cycle 0000 0000* PWM7 Individual Duty Cycle 0000 0000* PWM8 Individual Duty Cycle 0000 0000* PWM9 Individual Duty Cycle 0000 0000* PWM10 Individual Duty Cycle 0000 0000* PWM11 Individual Duty Cycle 0000 0000* PWM12 Individual Duty Cycle 0000 0000* PWM13 Individual Duty Cycle 0000 0000* PWM14 Individual Duty Cycle 0000 0000* PWM15 Individual Duty Cycle
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
11 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
A 97 kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0 % duty cycle = LED output off) to FFh (99.6 % duty cycle = LED output at maximum brightness). Applicable to LED outputs programmed with LDRx = 10 or 11 (LEDOUT0 to LEDOUT3 registers). IDCx [ 7:0 ] duty cycle = -------------------------256 (1)
7.3.4 GRPPWM, group duty cycle control
Table 8. GRPPWM - Group brightness control register (address 12h) bit description Legend: * default value Address 12h Register GRPPWM Bit 7:0 Symbol GDC[7:0] Access R/W Value 1111 1111 Description GRPPWM register
When DMBLNK bit (MODE2 register) is programmed with logic 0, a 190 Hz fixed frequency signal is superimposed with the 97 kHz individual brightness control signal. GRPPWM is then used as a global brightness control allowing the LED outputs to be dimmed with the same value. The value in GRPFREQ is then a `Don't care'. General brightness for the 16 outputs is controlled through 256 linear steps from 00h (0 % duty cycle = LED output off) to FFh (99.6 % duty cycle = maximum brightness). Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3 registers). When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from 24 Hz to 10.73 s) and GRPPWM the duty cycle (ON/OFF ratio in %). GDC [ 7:0 ] duty cycle = -------------------------256 (2)
7.3.5 GRPFREQ, group frequency
Table 9. GRPFREQ - Group Frequency register (address 13h) bit description Legend: * default value. Address 13h Register GRPFREQ Bit 7:0 Symbol GFRQ[7:0] Access R/W Value 0000 0000* Description GRPFREQ register
GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1. Value in this register is a `Don't care' when DMBLNK = 0. Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3 registers). Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz) to FFh (10.73 s). GFRQ [ 7:0 ] + 1 global blinking period = --------------------------------------- ( s ) 24 (3)
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
12 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
7.3.6 LEDOUT0 to LEDOUT3, LED driver output state
LEDOUT0 to LEDOUT3 - LED driver output state register (address 14h to 17h) bit description Legend: * default value. Address 14h Register LEDOUT0 Bit 7:6 5:4 3:2 1:0 15h LEDOUT1 7:6 5:4 3:2 1:0 16h LEDOUT2 7:6 5:4 3:2 1:0 17h LEDOUT3 7:6 5:4 3:2 1:0 Symbol LDR3 LDR2 LDR1 LDR0 LDR7 LDR6 LDR5 LDR4 LDR11 LDR10 LDR9 LDR8 LDR15 LDR14 LDR13 LDR12 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Value 00* 00* 00* 00* 00* 00* 00* 00* 00* 00* 00* 00* 00* 00* 00* 00* Description LED3 output state control LED2 output state control LED1 output state control LED0 output state control LED7 output state control LED6 output state control LED5 output state control LED4 output state control LED11 output state control LED10 output state control LED9 output state control LED8 output state control LED15 output state control LED14 output state control LED13 output state control LED12 output state control Table 10.
LDRx = 00 -- LED driver x is off (default power-up state). LDRx = 01 -- LED driver x is fully on (individual brightness and group dimming/blinking not controlled). LDRx = 10 -- LED driver x individual brightness can be controlled through its PWMx register. LDRx = 11 -- LED driver x individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.
7.3.7 SUBADR1 to SUBADR3, I2C-bus subaddress 1 to 3
SUBADR1 to SUBADR3 - I2C-bus subaddress registers 0 to 3 (address 18h to 1Ah) bit description Legend: * default value. Table 11. Address 18h 19h 1Ah Register SUBADR1 SUBADR2 SUBADR3 Bit 7:1 0 7:1 0 7:1 0 Symbol A1[7:1] A1[0] A2[7:1] A2[0] A3[7:1] A3[0] Access Value R/W R only R/W R only R/W R only 1110 001* 0* 1110 010* 0* 1110 100* 0* Description I2C-bus subaddress 1 reserved I2C-bus subaddress 2 reserved I2C-bus subaddress 3 reserved
Subaddresses are programmable through the I2C-bus. Default power-up values are E2h, E4h, E8h, and the device(s) will not acknowledge these addresses right after power-up (the corresponding SUBx bit in MODE1 register is equal to 0).
PCA9625_2 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
13 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
Once subaddresses have been programmed to their right values, SUBx bits need to be set to logic 1 in order to have the device acknowledging these addresses (MODE1 register). Only the 7 MSBs representing the I2C-bus subaddress are valid. The LSB in SUBADRx register is a read-only bit (0). When SUBx is set to logic 1, the corresponding I2C-bus subaddress can be used during either an I2C-bus read or write sequence.
7.3.8 ALLCALLADR, LED All Call I2C-bus address
ALLCALLADR - LED All Call I2C-bus address register (address 1Bh) bit description Legend: * default value. Table 12. Address 1Bh Register ALLCALLADR Bit 7:1 0 Symbol AC[7:1] AC[0] Access Value R/W R only 1110 000* 0* Description ALLCALL I2C-bus address register reserved
The LED All Call I2C-bus address allows all the PCA9625s on the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to 1 (power-up default state)). This address is programmable through the I2C-bus and can be used during either an I2C-bus read or write sequence. The register address can also be programmed as a Sub Call. Only the 7 MSBs representing the All Call I2C-bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0). If ALLCALL bit = 0, the device does not acknowledge the address programmed in register ALLCALLADR.
7.4 Active LOW output enable input
The active LOW output enable (OE) pin, allows to enable or disable all the LED outputs at the same time.
* When a LOW level is applied to OE pin, all the LED outputs are enabled. * When a HIGH level is applied to OE pin, all the LED outputs are high-impedance.
The OE pin can be used as a synchronization signal to switch on/off several PCA9625 devices at the same time. This requires an external clock reference that provides blinking period and the duty cycle. The OE pin can also be used as an external dimming control signal. The frequency of the external clock must be high enough not to be seen by the human eye, and the duty cycle value determines the brightness of the LEDs. Remark: Do not use OE as an external blinking control signal when internal global blinking is selected (DMBLNK = 1, MODE2 register) since it will result in an undefined blinking pattern. Do not use OE as an external dimming control signal when internal global dimming is selected (DMBLNK = 0, MODE2 register) since it will result in an undefined dimming pattern.
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
14 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
7.5 Power-on reset
When power is applied to VDD, an internal power-on reset holds the PCA9625 in a reset condition until VDD has reached VPOR. At this point, the reset condition is released and the PCA9625 registers and I2C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, VDD must be lowered below 0.2 V to reset the device.
7.6 Software Reset
The Software Reset Call (SWRST Call) allows all the devices in the I2C-bus to be reset to the power-up state value through a specific formatted I2C-bus command. To be performed correctly, it implies that the I2C-bus is functional and that there is no device hanging the bus. The SWRST Call function is defined as the following: 1. A START command is sent by the I2C-bus master. 2. The reserved SWRST I2C-bus address `0000 011' with the R/W bit set to `0' (write) is sent by the I2C-bus master. 3. The PCA9625 device(s) acknowledge(s) after seeing the SWRST Call address `0000 0110' (06h) only. If the R/W bit is set to `1' (read), no acknowledge is returned to the I2C-bus master. 4. Once the SWRST Call address has been sent and acknowledged, the master sends 2 bytes with 2 specific values (SWRST data byte 1 and byte 2): a. Byte 1 = A5h: the PCA9625 acknowledges this value only. If byte 1 is not equal to A5h, the PCA9625 does not acknowledge it. b. Byte 2 = 5Ah: the PCA9625 acknowledges this value only. If byte 2 is not equal to 5Ah, then the PCA9625 does not acknowledge it. If more than 2 bytes of data are sent, the PCA9625 does not acknowledge any more. 5. Once the right 2 bytes (SWRST data byte 1 and byte 2 only) have been sent and correctly acknowledged, the master sends a STOP command to end the SWRST Call: the PCA9625 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time (tBUF). The I2C-bus master must interpret a non-acknowledge from the PCA9625 (at any time) as a `SWRST Call Abort'. The PCA9625 does not initiate a reset of its registers. This happens only when the format of the SWRST Call sequence is not correct.
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
15 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
7.7 Individual brightness control with group dimming/blinking
A 97 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED. On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 4 LED outputs):
* A lower 190 Hz fixed frequency signal with programmable duty cycle (8 bits,
256 steps) is used to provide a global brightness control.
* A programmable frequency signal from 24 Hz to 110.73 Hz (8 bits, 256 steps) with
programmable duty cycle (8 bits, 256 steps) is used to provide a global blinking control.
1
2
3
4
5
6
7
8
9 10 11 12
507
508
509
510
511
512
1
2
3
4
5
6
7
8
9 10 11
Brightness Control signal (LEDn) N x 40 ns with N = (0 to 255) (PWMx Register) 256 x 40 ns = 10.24 s (97.6 kHz)
M x 256 x 2 x 40 ns with M = (0 to 255) (GRPPWM Register)
Group Dimming signal 256 x 2 x 256 x 40 ns = 5.24 ms (190.7 Hz) 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
resulting Brightness + Group Dimming signal
002aab417
Minimum pulse width for LEDn Brightness Control is 40 ns. Minimum pulse width for Group Dimming is 20.48 s. When M = 1 (GRPPWM register value), the resulting LEDn Brightness Control + Group Dimming signal will have 2 pulses of the LED Brightness Control signal (pulse width = N x 40 ns, with `N' defined in PWMx register). This resulting Brightness + Group Dimming signal above shows a resulting Control signal with M = 4 (8 pulses).
Fig 6.
Brightness + Group Dimming signals
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
16 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
8. Characteristics of the I2C-bus
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.
8.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 7).
SDA
SCL data line stable; data valid change of data allowed
mba607
Fig 7.
Bit transfer
8.1.1 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 8).
SDA
SDA
SCL S START condition P STOP condition
SCL
mba608
Fig 8.
Definition of START and STOP conditions
8.2 System configuration
A device generating a message is a `transmitter'; a device receiving is the `receiver'. The device that controls the message is the `master' and the devices which are controlled by the master are the `slaves' (see Figure 9).
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
17 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
SDA SCL MASTER TRANSMITTER/ RECEIVER SLAVE RECEIVER SLAVE TRANSMITTER/ RECEIVER MASTER TRANSMITTER MASTER TRANSMITTER/ RECEIVER I2C-BUS MULTIPLEXER
SLAVE
002aaa966
Fig 9.
System configuration
8.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.
data output by transmitter not acknowledge data output by receiver acknowledge SCL from master S START condition 1 2 8 clock pulse for acknowledgement
002aaa987
9
Fig 10. Acknowledgement on the I2C-bus
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
18 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
9. Bus transactions
data for register D[4:0](1) A acknowledge from slave STOP condition
002aac148
slave address S A6 A5 A4 A3 A2 A1 A0 0 START condition R/W A X X
control register X D4 D3 D2 D1 D0 A
P
Auto-Increment options Auto-Increment flag acknowledge from slave
acknowledge from slave
(1) See Table 4 for register definition.
Fig 11. Write to a specific register
slave address S A6 A5 A4 A3 A2 A1 A0 0 START condition R/W acknowledge from slave SUBADR3 register (cont.) A acknowledge from slave A 1 0
control register 0 0 0 0 0 0 A
MODE1 register A acknowledge from slave
MODE2 register A acknowledge from slave (cont.)
Auto-Increment on all registers Auto-Increment on
MODE1 register selection
acknowledge from slave
ALLCALLADR register A acknowledge from slave STOP condition
002aac149
P
Fig 12. Write to all registers using the Auto-Increment feature
slave address S A6 A5 A4 A3 A2 A1 A0 0 START condition R/W acknowledge from slave PWM14 register (cont.) A acknowledge from slave A 1 0
control register 1 0 0 0 1 0 A
PWM0 register A acknowledge from slave
PWM1 register A acknowledge from slave (cont.)
increment on Individual brightness registers only Auto-Increment on
PWM0 register selection
acknowledge from slave
PWM15 register A acknowledge from slave
PWM0 register A acknowledge from slave
PWMx register A acknowledge from slave STOP condition
002aac150
P
Fig 13. Multiple writes to Individual Brightness registers only using the Auto-Increment feature
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
19 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
slave address S A6 A5 A4 A3 A2 A1 A0 0 START condition R/W acknowledge from slave A 1 0
control register 0 0 0 0 0 0
ReSTART condition
slave address A
data from MODE1 register A (cont.) acknowledge from master
A Sr A6 A5 A4 A3 A2 A1 A0 1 acknowledge from slave R/W
Auto-Increment on all registers Auto-Increment on
MODE1 register selection
acknowledge from slave data from MODE1 register A
data from MODE2 register (cont.) A
data from PWM0 A
data from ALLCALLADR register
A (cont.)
acknowledge from master data from last read byte (cont.) A P
acknowledge from master
acknowledge from master
acknowledge from master
not acknowledge from master
STOP condition
002aac151
Fig 14. Read all registers using the Auto-Increment feature
slave address(1) sequence (A) S A6 A5 A4 A3 A2 A1 A0 0 START condition R/W acknowledge from slave A X X
control register X 1 1 0 1 1 A
new LED All Call I2C address(2) 1 0 1 0 1 0 1 X A P
ALLCALLADR register selection Auto-Increment on
acknowledge from slave
acknowledge from slave STOP condition
the 16 LEDs are on at the acknowledge(3) LED All Call I2C address sequence (B) S 1 0 1 0 1 0 1 0 R/W acknowledge from the 4 devices A X X control register X 0 1 0 0 0 A LEDOUT register (LED fully ON) 0 1 0 1 0 1 0 1 A P
START condition
LEDOUT register selection acknowledge from the 4 devices
acknowledge from the 4 devices STOP condition
002aac152
(1) In this example, several PCA9625s are used and the same sequence (A) (above) is sent to each of them. (2) ALLCALL bit in MODE1 register is equal to 1 for this example. (3) OCH bit in MODE2 register is equal to 1 for this example.
Fig 15. LED All Call I2C-bus address programming and LED All Call sequence example
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
20 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
10. Application design-in information
up to 24 V
up to 24 V VDD = 2.5 V, 3.3 V or 5.0 V 10 V to 24 V
I2C-BUS/SMBus MASTER SDA SCL
10 k
10 k
10 k(1)
VDD SDA SCL
VDD(DRV)FET LED0 LED1 LED2
OE
OE
LED3
PCA9625
LED4 LED5 LED6 LED7 LED light bar LED8 LED9 LED10 A0 A1 A2 A3 A4 A5 A6 LED14 LED15 VSS VSS(DRV)FET
002aac788
up to 24 V
LED11 LED light bar LED12 LED13 up to 24 V
(1) OE requires pull-up resistor if control signal from the master is open-drain. I2C-bus address = 0010 101x.
Fig 16. Typical application
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
21 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
11. Limiting values
Table 13. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol VDD VI/O Vdrv(LED) VDD(DRV)FET IO(LEDn) ISS Ptot P/ch Tstg Tamb
[1]
Parameter supply voltage voltage on an input/output pin LED driver voltage FET driver supply voltage output current on pin LEDn ground supply current total power dissipation power dissipation per channel storage temperature ambient temperature
Conditions
Min -0.5 VSS - 0.5
[1] [1]
Max +6.0 5.5 24 24 100 800 1.8 0.72 100 45 +150 +85
Unit V V V V mA mA W W mW mW C C
VSS - 0.5 VSS - 0.5 -65 -40
per VSS(DRV)FET pin Tamb = 25 C Tamb = 85 C Tamb = 25 C Tamb = 85 C operating
The Vdrv(LED) must always be less than or equal to VDD(DRV)FET.
12. Thermal characteristics
Table 14. Symbol Rth(j-a) Thermal characteristics Parameter thermal resistance from junction to ambient Conditions SO32 Typ 55 Unit C/W
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
22 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
13. Static characteristics
Table 15. Static characteristics VDD = 2.3 V to 5.5 V; VSS = 0 V; Tamb = -40 C to +85 C; unless otherwise specified. Symbol Supply VDD(DRV)FET VDD IDD FET driver supply voltage supply voltage supply current on pin VDD (pin 9); operating mode; no load; fSCL = 1 MHz VDD = 2.3 V VDD = 3.3 V VDD = 5.5 V Istb standby current on pin VDD (pin 9); no load; fSCL = 0 Hz; I/O = inputs; VI = VDD VDD = 2.3 V VDD = 3.3 V VDD = 5.5 V on pin VDD(DRV)FET (pin 24 and pin 26) VDD(DRV)FET = 18 V VPOR VIL VIH IOL IL Ci Vdrv(LED) IOL IOL(tot) Ron Co OE input VIL VIH ILI Ci LOW-level input voltage HIGH-level input voltage input leakage current input capacitance -0.5 2 -1 3.7 +0.8 5.5 +1 5 V V A pF power-on reset voltage LOW-level input voltage HIGH-level input voltage LOW-level output current leakage current input capacitance LED driver voltage LOW-level output current total LOW-level output current ON-state resistance output capacitance VOL = 0.5 V VOL = 0.5 V VDD(DRV)FET = 10 V; VDD = 2.3 V VOL = 0.4 V; VDD = 2.3 V VOL = 0.4 V; VDD = 5.0 V VI = VDD or VSS VI = VSS
[2] [3] [3]
Parameter
Conditions
Min 10 2.3
Typ -
Max 24 5.5
Unit V V
-
2.5 2.5 2.5
10 10 10
mA mA mA
-
1.3 1.4 1.5
5 6 7
A A A
[1]
400 1.70 6 2 2.5
1000 2.0 +0.3VDD 5.5 +1 10 24 5 5
A V V V mA mA A pF V mA mA pF
no load; VI = VDD or VSS
-0.5 0.7VDD 20 30 -1 0 100 1600 -
Input SCL; input/output SDA
LED driver outputs
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
23 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
Table 15. Static characteristics ...continued VDD = 2.3 V to 5.5 V; VSS = 0 V; Tamb = -40 C to +85 C; unless otherwise specified. Symbol VIL VIH ILI Ci
[1] [2] [3]
Parameter LOW-level input voltage HIGH-level input voltage input leakage current input capacitance
Conditions
Min -0.5 0.7VDD -1 -
Typ 3.7
Max +0.3VDD 5.5 +1 5
Unit V V A pF
Address inputs
VDD must be lowered to 0.2 V in order to reset part. VDD(DRV)FET and Vdrv(LED) voltages are independent, but Vdrv(LED) VDD(DRV)FET at all times. Each bit must be limited to a maximum of 100 mA and the total package limited to 1600 mA due to internal busing limits.
14. Dynamic characteristics
Table 16. Dynamic characteristics Conditions Standard-mode I2C-bus Min fSCL tBUF tHD;STA tSU;STA tSU;STO tHD;DAT tVD;ACK tVD;DAT tSU;DAT tLOW tHIGH tf tr tSP SCL clock frequency bus free time between a STOP and START condition hold time (repeated) START condition set-up time for a repeated START condition set-up time for STOP condition data hold time data valid acknowledge time data valid time data set-up time LOW period of the SCL clock HIGH period of the SCL clock fall time of both SDA and SCL signals rise time of both SDA and SCL signals pulse width of spikes that must be suppressed by the input filter
[6] [3][4] [1] [2]
Symbol Parameter
Fast-mode I2C-bus Min 0 1.3 0.6 0.6 0.6 0 0.1 0.1 100 1.3 0.6 20 + 0.1Cb[5] Max 400 0.9 0.9 300 300 50
Fast-mode Plus I2C-bus Min 0 0.5 0.26 0.26 0.26 0 0.05 0.05 50 0.5 0.26 Max 1000 0.45 0.45 120 120 50
Unit
Max 100 3.45 3.45 300 1000 50
0 4.7 4.0 4.7 4.0 0 0.3 0.3 250 4.7 4.0 -
kHz s s s s ns s s ns s s ns ns ns
20 + 0.1Cb[5] -
[1] [2] [3]
tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW. tVD;DAT = minimum time for SDA data out to be valid following SCL LOW. A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the VIL of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
24 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
[4]
The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time (tf) for the SDA output stage is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf. Cb = total capacitance of one bus line in pF. Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.
[5] [6]
SDA tBUF tLOW SCL tr tf tHD;STA tSP
tHD;STA P S tHD;DAT tHIGH tSU;DAT Sr
tSU;STA
tSU;STO P
002aaa986
Fig 17. Definition of timing
protocol
START condition (S) tSU;STA
bit 7 MSB (A7) tLOW tHIGH
bit 6 (A6)
bit 1 (D1)
bit 0 (D0)
acknowledge (A)
STOP condition (P)
1 / fSCL
SCL tBUF tr tf
SDA
tHD;STA
tSU;DAT
tHD;DAT
tVD;DAT
tVD;ACK
tSU;STO
002aab285
Rise and fall times refer to VIL and VIH.
Fig 18. I2C-bus timing diagram
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
25 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
15. Test information
VDD open GND
VDD PULSE GENERATOR VI DUT
RT
VO
RL 500
CL 50 pF
002aab284
RL = Load resistor for LEDn. RL for SDA and SCL > 1 k (3 mA or less current). CL = Load capacitance includes jig and probe capacitance. RT = Termination resistance should be equal to the output impedance Zo of the pulse generators.
Fig 19. Test circuitry for switching times
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
26 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
16. Package outline
SO32: plastic small outline package; 32 leads; body width 7.5 mm SOT287-1
D
E
A X
c y HE vM A
Z 32 17
Q A2 A1 pin 1 index Lp 1 e bp 16 wM L detail X (A 3) A
0
5 scale
10 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 2.65 0.1 A1 0.3 0.1 A2 2.45 2.25 A3 0.25 0.01 bp 0.49 0.36 0.02 0.01 c 0.27 0.18 0.011 0.007 D (1) 20.7 20.3 0.81 0.80 E (1) 7.6 7.4 0.30 0.29 e 1.27 0.05 HE 10.65 10.00 0.419 0.394 L 1.4 Lp 1.1 0.4 Q 1.2 1.0 0.047 0.039 v 0.25 0.01 w 0.25 0.01 y 0.1 Z (1) 0.95 0.55
0.012 0.096 0.004 0.089
0.043 0.055 0.016
0.037 0.004 0.022
8o o 0
Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. OUTLINE VERSION SOT287-1 REFERENCES IEC JEDEC MO-119 JEITA EUROPEAN PROJECTION
ISSUE DATE 00-08-17 03-02-19
Fig 20. Package outline SOT287-1 (SO32)
PCA9625_2 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
27 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
17. Handling information
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.
18. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".
18.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.
18.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:
* Through-hole components * Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging. The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable. Key characteristics in both wave and reflow soldering are:
* * * * * *
Board specifications, including the board finish, solder masks and vias Package footprints, including solder thieves and orientation The moisture sensitivity level of the packages Package placement Inspection and repair Lead-free soldering versus SnPb soldering
18.3 Wave soldering
Key characteristics in wave soldering are:
PCA9625_2 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
28 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
* Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are exposed to the wave
* Solder bath specifications, including temperature and impurities 18.4 Reflow soldering
Key characteristics in reflow soldering are:
* Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 21) than a SnPb process, thus reducing the process window
* Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
* Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 17 and 18
Table 17. SnPb eutectic process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 2.5 2.5 Table 18. 235 220 Lead-free process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 1.6 1.6 to 2.5 > 2.5 260 260 250 350 to 2000 260 250 245 > 2000 260 245 245 350 220 220
Package thickness (mm)
Package thickness (mm)
Moisture sensitivity precautions, as indicated on the packing, must be respected at all times. Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 21.
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
29 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
temperature
maximum peak temperature = MSL limit, damage level
minimum peak temperature = minimum soldering temperature
peak temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 21. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".
19. Abbreviations
Table 19. Acronym CDM DUT ESD FET HBM I2C-bus LED LSB MM MSB NMOS NPN PCB PMOS PNP PWM RGB RGBA SMBus
PCA9625_2
Abbreviations Description Charged Device Model Device Under Test ElectroStatic Discharge Field-Effect Transistor Human Body Model Inter-Integrated Circuit bus Light Emitting Diode Least Significant Bit Machine Model Most Significant Bit Negative-channel Metal Oxide Semiconductor bipolar transistor with N-type emitter and collector and a P-type base Printed-Circuit Board Positive-channel Metal Oxide Semiconductor bipolar transistor with P-type emitter and collector and an N-type base Pulse Width Modulation Red/Green/Blue Red/Green/Blue/Amber System Management Bus
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
30 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
20. Revision history
Table 20. Revision history Release date 20080115 Data sheet status Product data sheet 6th bullet item re-written Change notice Supersedes PCA9625_1 Document ID PCA9625_2 Modifications:
* * * *
Section 2 "Features",
Section 7.2 "Control register", 3rd paragraph following Table 3 changed from "AI[2:0] = 101 is used when the four LED drivers ..." to "AI[2:0] = 101 is used when the 16 LED drivers ..." Table 6 "MODE2 - Mode register 2 (address 01h) bit description": bit 1 and bit 0 descriptions re-written Table 13 "Limiting values": - symbol Ptot: added separate specifications for Conditions Tamb = 25 C and Tamb = 85 C - added specification for P/ch, power dissipation per channel - added Table note [1]
* * *
added Section 12 "Thermal characteristics" Table 15 "Static characteristics", sub-section "Supply", IDD: added "on pin VDD (pin 9)" to Conditions column Table 15 "Static characteristics", sub-section "Supply", Istb: - added "on pin VDD (pin 9)" to Conditions column - for condition VDD = 2.3 V, changed Typ value from 2.3 A to 1.3 A; changed Max value from 11 A to 5 A - for condition VDD = 3.3 V, changed Typ value from 2.9 A to 1.4 A; changed Max value from 12 A to 6 A - for condition VDD = 5.5 V, changed Typ value from 3.8 A to 1.5 A; changed Max value from 15.5 A to 7 A - added separate specifications for condition "on pin VDD(DRV)FET (pin 24 and pin 26)"
* *
PCA9625_1
Table 15 "Static characteristics", sub-section "LED driver outputs": added Ron specification Table 15 "Static characteristics", Table note [2] re-written Objective data sheet -
20070917
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
31 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
21. Legal information
21.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Product status[3] Development Qualification Production
Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
21.2 Definitions
Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
21.3 Disclaimers
General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected
21.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I2C-bus -- logo is a trademark of NXP B.V.
22. Contact information
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com
PCA9625_2
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 -- 15 January 2008
32 of 33
NXP Semiconductors
PCA9625
16-bit Fm+ I2C-bus 100 mA 24 V LED driver
23. Contents
1 2 3 4 5 6 6.1 6.2 7 7.1 7.1.1 7.1.2 7.1.3 7.1.4 7.2 7.3 7.3.1 7.3.2 7.3.3 7.3.4 7.3.5 7.3.6 7.3.7 7.3.8 7.4 7.5 7.6 7.7 8 8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 15 16 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 3 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5 Functional description . . . . . . . . . . . . . . . . . . . 6 Device addresses . . . . . . . . . . . . . . . . . . . . . . . 6 Regular I2C-bus slave address . . . . . . . . . . . . . 6 LED All Call I2C-bus address . . . . . . . . . . . . . . 7 LED Sub Call I2C-bus addresses . . . . . . . . . . . 7 Software Reset I2C-bus address . . . . . . . . . . . 7 Control register . . . . . . . . . . . . . . . . . . . . . . . . . 8 Register definitions . . . . . . . . . . . . . . . . . . . . . . 9 Mode register 1, MODE1 . . . . . . . . . . . . . . . . 10 Mode register 2, MODE2 . . . . . . . . . . . . . . . . 11 PWM0 to PWM15, individual brightness control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 GRPPWM, group duty cycle control . . . . . . . . 12 GRPFREQ, group frequency . . . . . . . . . . . . . 12 LEDOUT0 to LEDOUT3, LED driver output state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 SUBADR1 to SUBADR3, I2C-bus subaddress 1 to 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 ALLCALLADR, LED All Call I2C-bus address. 14 Active LOW output enable input . . . . . . . . . . . 14 Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . 15 Software Reset . . . . . . . . . . . . . . . . . . . . . . . . 15 Individual brightness control with group dimming/blinking . . . . . . . . . . . . . . . . . . . . . . . 16 Characteristics of the I2C-bus. . . . . . . . . . . . . 17 Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 START and STOP conditions . . . . . . . . . . . . . 17 System configuration . . . . . . . . . . . . . . . . . . . 17 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 18 Bus transactions . . . . . . . . . . . . . . . . . . . . . . . 19 Application design-in information . . . . . . . . . 21 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 22 Thermal characteristics. . . . . . . . . . . . . . . . . . 22 Static characteristics. . . . . . . . . . . . . . . . . . . . 23 Dynamic characteristics . . . . . . . . . . . . . . . . . 24 Test information . . . . . . . . . . . . . . . . . . . . . . . . 26 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 27 17 18 18.1 18.2 18.3 18.4 19 20 21 21.1 21.2 21.3 21.4 22 23 Handling information . . . . . . . . . . . . . . . . . . . Soldering of SMD packages . . . . . . . . . . . . . . Introduction to soldering. . . . . . . . . . . . . . . . . Wave and reflow soldering . . . . . . . . . . . . . . . Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . Reflow soldering. . . . . . . . . . . . . . . . . . . . . . . Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . Revision history . . . . . . . . . . . . . . . . . . . . . . . Legal information . . . . . . . . . . . . . . . . . . . . . . Data sheet status . . . . . . . . . . . . . . . . . . . . . . Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 28 28 28 28 29 30 31 32 32 32 32 32 32 33
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2008.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 15 January 2008 Document identifier: PCA9625_2

▲Up To Search▲

Price & Availability of PCA9625

	To Download PCA9625 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .